A 0.5 V transformer folded-cascode CMOS low-noise amplifier (LNA) is presented. The chip area of the LNA was reduced by coupling the internal inductor with the load inductor, and the effects of the magnetic coupling between these inductors were analyzed. The magnetic coupling reduces the resonance frequency of the input matching network, the peak frequency and magnitude of the gain, and the noise contributions from the common-gate stage to the LNA. A partially-coupled transformer with low magnetic coupling has a small effect on the LNA performance. The LNA with this transformer, fabricated in a 90 nm digital CMOS process, achieved an S 11 of −14 dB, NF of 3.9 dB, and voltage gain of 16.8 dB at 4.7 GHz with a power consumption of 1.0 mW at a 0.5 V supply. The chip area of the proposed LNA was 25% smaller than that of the conventional folded-cascode LNA. key words: CMOS, low-noise amplifier (LNA), low voltage, transformer
Introduction
Although the continuous scaling of CMOS technologies has improved the high-frequency performance of MOSFETs, it has imposed two challenges on CMOS radio-frequency integrated circuits (RFICs): low-voltage operation and a small chip area. The International Technology Roadmap for Semiconductors (ITRS) [1] predicts that the supply voltages of low-power digital circuits will decrease to 0.5 V in the near future. Reference [2] shows that a 45 nm (stateof-the-art) CMOS process costs approximately 10 times as much as a 0.13 μm (most widely used) CMOS process. Considering the integration of RF circuits with digital circuits (i.e., system-on-a-chip), we need to develop low-voltage and small-area (low-cost) RF circuits.
Low-noise amplifiers (LNAs) have difficulty in operating at low voltages with a small chip area. Cascode LNAs with inductive source degeneration [3] have been widely used for narrow band receivers, due to low-noise performance and good input impedance matching. However, this LNA is not suitable for low-voltage operation, because it requires a supply voltage of more than two drain-source saturation voltages (V DD > 2V DS ,sat ) to operate the cascode transistor. Although folded-cascode LNAs [4] , [5] are more suitable for low voltage operation (V DD > V DS ,sat ), they require more inductors, which lead to an increase in the chip area. Other reported low-voltage LNAs [6] , [7] consume Manuscript much larger chip area than the folded-cascode LNAs, due to many inductors. We propose a 0.5 V, 5 GHz transformer folded-cascode CMOS LNA [8] , which has a smaller chip area than the conventional folded-cascode LNA. The transformer that consists of the internal and load inductors reduces the chip area of the LNA, while affecting the LNA performance. This paper is organized as follows. Section 2 describes the circuit topology of the proposed LNA. The effects of the transformer on the LNA performance are analyzed in Sect. 3 . Section 4 describes the design of the LNA and transformer. Section 5 presents the measurements of the LNA implemented in a 90 nm digital CMOS technology, and Sect. 6 concludes the paper. Figure 1 shows a schematic of the proposed LNA based on the conventional folded-cascode LNA with inductive source degeneration. The gate and source inductors, L g and L s , provide input impedance matching at an operating frequency [3] . The PMOS transistor M 2 reduces the Miller effect of the gate-drain capacitor of the input transistor M 1 , and improves the reverse isolation performance of the LNA. The internal inductor L I , resonating with the parasitic capacitance C I at node I, provides a high impedance, thereby the signal current amplified by M 1 flows into M 2 . The load inductor L L also resonates with the parasitic capacitance C L , resulting in a high impedance. These inductors, L I and L L , are magnetically coupled to form a transformer in such a way as to have a positive magnetic coupling with retaining the LNA The positive magnetic coupling of L I and L L is the most effective way to reduce the chip area of the folded-cascode LNA. Increasing the magnetic coupling leads to a smaller L I and L L (smaller chip area), as will be shown in the next section. On the contrary, the negative magnetic coupling requires a larger L I and L L (larger chip area). The coupling of L g or L s and L I or L L is also not beneficial for the following reasons:
Circuit Topology
1. L g is often implemented with a bonding wire. 2. L s is usually small (< 1.0 nH) for input impedance matching. 3. The coupling makes the LNA unstable.
Effect of Magnetic Coupling
The magnetic coupling between L I and L L affects the LNA performance in terms of input impedance, gain, and noise. In this section, the effects of the magnetic coupling are analyzed, and the stability of the LNA is also discussed.
Input Impedance
The magnetic coupling changes the frequency response of the LNA input impedance Z in through the gate-drain capacitance of M 1 , C gd1 . The small-signal equivalent circuit of the input stage, shown in Fig. 2 , yields Z in , given by
where ω T 1 = g m1 /C gs1 is the unity current gain frequency of M 1 ; α gd1 = C gd1 /C gs1 is the ratio between C gd1 and C gs1 . The input admittance of the common-gate stage, shown in Fig. 3 , is given by
where g m2 is the transconductance of M 2 ; R I and R L are the parasitic resistances of L I and L L , respectively; k and n = √ L L /L I are the coupling factor and turns ratio of the transformer, respectively. The frequency responses of Y I and 1/Y I are described in Appendix A. The calculated real and imaginary parts of α M and Z in are shown in Figs where ωL s is ignored against 1/ωC gs1 . As shown in Fig. 4 The magnetic coupling shifts the input impedance matching region (an S 11 of less than −10 dB) toward lower frequencies. Due to good reverse isolation of the foldedcascode topology (S 12 0), the S 11 of the LNA can be approximated as [9] 
where R s is the signal source impedance. For input impedance matching at the frequency of ω 0 , the following conditions must be satisfied:
which give the following conditions: respectively, where Re[α M ( jω 0,α M )] is approximated as
Equations (10)- (13) show that the resonance frequencies of Z in and α M decrease and Re[α M ] increases as k increases. Figure 4 (c) shows the calculated S 11 with k as a parameter. Input impedance matching is achieved around ω 0 , which decreases with increasing k.
Gain
The magnetic coupling reduces the peak frequency and magnitude of the LNA gain. The common-gate stage acts as a transimpedance, which converts the input signal current i i to the output voltage v out , as shown in Fig. 3 . The input current i i amplified by the first stage is derived from Fig. 2 :
where input impedance matching is assumed (i.e., Z in = R s ) and v in represents the input voltage of the LNA as shown in Fig. 2 . The transimpedance from node I to the output is given by
Around ω = 1/ √ L I C I = 1/ √ L L C L , the first term in Eq. (16) is approximated by zero:
where R I and R L are ignored for simplicity. The magnitude of Z T becomes a maximum when the first term in Eq. (17) equals zero. The voltage gain of the LNA and its peak frequency can be therefore expressed as
respectively. Equations (18) and (19) show that the magnitude and peak frequency of the voltage gain decrease with increasing k. Figure 5 shows the calculated A v,LNA with k as a parameter. The increase of k shifts the gain peak toward a lower frequency and reduces the gain magnitude. The peak frequency in Fig. 5 corresponds well to that calculated from Eq. (19). The LNA with the magnetic coupling sacrifices a maximum voltage gain to achieve the target peak frequency, ω p,t . Equation (19) gives the following condition:
A turns ratio of one provides the smallest chip area of the transformer, because L L and L I simultaneously decrease with increasing k. Equation (20) shows that a smaller L I and L L are required to achieve ω p,t as k increases. Reducing L I and L L leads to a smaller chip area, but to a decrease in the parallel impedances of the internal and load LC tanks at the resonance frequencies (Z p ≈ (ω 0 L I,L ) 2 /R I,L ), causing a lower voltage gain. Figure 6 shows the calculated voltage gain for f p,t = 5.0 GHz where L L and L I satisfy Eq. (20). A peak frequency of approximately 5.0 GHz can be achieved even for a large k, while the maximum gain decreases with increasing k. A small coupling factor such as 0.2, however, is acceptable for the LNA, due to a small gain reduction of 3 dB.
Noise
The transformer reduces the output noise originating from the common-gate transistor and the parasitic resistance of L L , thereby improving the noise performance. This transformer noise reduction scheme has been reported in [10] . Figure 7 conceptually illustrates how the transformer reduces the drain noise current of M 2 , represented by i nd2 . The primary (internal) inductor L I detects i nd2 , and then induces a noise voltage to the secondary (load) inductor L L . The induced noise voltage is correlated and anti-phase to the output noise voltage produced by i nd2 flowing through L L , reducing the output noise caused by M 2 . The other output noise originating from L L is also reduced by the transformer in the same way. The magnetic coupling affects the noise contributions from M 2 , L I , and L L to the LNA (F M 2 , F L I , and F L L , respectively), but not that from M 1 (F M 1 ). The LNA noise factor is given by
where α i = g mi /g d0i and g d0i is the zero bias drain conduc- tance of M i (i = 1, 2); γ i and δ i are the drain noise current factor and the induced gate noise current factor, respectively, and c is the correlation coefficient between these noise currents ( j0.395 [11] ); κ i is the Elmore constant (= 5 [12] ); L I = L L = 1/ω 2 0 (1 + k)C L ; Y 0 represents the output admittance of the input stage at node I and is approximated as Figure 8 shows the calculated F M 2 , F L I , and F L L versus k. As Eq. (24) shows, F M 2 approaches zero with increasing k. Meanwhile, F L I increases and F L L slightly decreases. This difference originates from the different numerators in Eqs. (25) and (26), i.e., −k (Y 0 + jω 0 C I ) and Y 0 + Y L I C I .
The noise improvement by the transformer is limited in the folded-cascode topology. The calculated noise figure (NF, defined by 10 log F) versus k are shown in Fig. 9 , where 90 nm CMOS process parameters were used. The NF simulated using Agilent Advanced Design System (ADS) are also plotted. Figure 9 shows that the calculated NF is comparable to the simulated NF, and the magnetic coupling reduces the NF by up to 0.08 dB (calculated) or 0.12 dB (simulated) for g m2 = 15 mS. The amount of noise reduction is relatively small, because the noise of M 1 is the dominant noise source in the LNA (F M 1 1.20 and 1.05 in the calculations and simulations, respectively).
Stability
A small L I or large C L ensures the stability of the LNA. The proposed LNA becomes potentially unstable, because the transformer provides a positive feedback from the output to node I, as shown in Fig. 1 . For stability, the LNA must satisfy the following condition [9] :
For k = 1 and low frequencies (the worst case), Re[Z in ] is approximated as 
Substituting Eq. (28) in Eq. (27), we have
which shows that a smaller L I ensures the stability. Using Eq. (20), we can rewrite the above condition as
For example, C L > 160 fF is calculated from f p,t = 5 GHz, L s = 0.6 nH, and α gd1 = 0.2. This capacitance value can be satisfied with the parasitic capacitances of L L and the input capacitance of the following stage.
Design
The input transistor M 1 is designed to achieve a minimum NF at 5 GHz with a bias current I d1 of 1.0 mA at a supply voltage of 0.5 V. Equations (22) and (23) provide an optimum (for noise performance) gate width for M 1 of 4 × 40 μm (40 gate fingers, each with a unit of 4 μm width) and a minimum gate length of 100 nm. Although the calculated minimum NF is 3.6 dB for I d1 =1.0 mA, increasing I d1 leads to a lower NF (i.e., 2.2 dB for I d1 =2.0 mA). The size of the common-gate transistor M 2 is selected as a compromise between noise and linearity performance. For a fixed bias current of 1.0 mA, a small gate width of M 2 provides high linearity [13] , but leads to a lower g m2 , which results in the increase of F M 2 , F L I , and F L L as shown in Eqs. (24)-(26). Figure 9 shows less NF degradation for g m2 > 15 mS than for g m2 < 15 mS at a low k. Thus, g m2 is selected to be approximately 15 mS, which results in a gate width of 4 × 40 μm and gate length of 100 nm.
A partially-coupled transformer, shown in Fig. 10(a) , allows us to simultaneously achieve a small chip area (0.314 × 0.200 mm 2 ) and reduce the magnetic coupling (k 0.1). On the other hand, a stacked transformer, shown in Fig. 10(b) , provides a smaller chip area (0.210×0.200 mm 2 ), thereby reducing the cost. However, a large k of the stacked transformer (k 0.9) leads to poor gain, and does not significantly reduce the LNA NF as shown in Sect. 3. Figure 11 shows the ADS simulated voltage gain and NFs of the LNAs employing the transformers shown in Fig. 10(a) and (b) . The transformers were designed using a 3-D electromagnetic simulator (Ansoft HFSS), and L s and L g in both the LNAs were adjusted to achieve an S 11 of less than −10 dB at 5 GHz. The LNA with the stacked transformer had 13 dB lower gain than the LNA with the partially-coupled transformer at 5 GHz. This leads to an increase in the overall NF of the receiver. A larger k also leads to an increase in the voltage swing at node I ( Fig. 1) , causing poor reverse isolation. Simulations (not shown) showed degradation of approximately 10 dB in the reverse isolation performance (S 12 ) of the LNA with the stacked transformer.
The inductors of the transformer are designed to res- 
Experimental Results
The designed LNA with the partially-coupled transformer was fabricated in a 90 nm digital CMOS process without metal-insulator-metal (MIM) capacitors. For comparison, a conventional folded-cascode LNA was also fabricated on the same chip. A micrograph of the fabricated LNAs is shown in Fig. 12 . The active chip areas (without the pads) of the proposed and conventional LNAs were 0.39 × 0.55 mm 2 and 0.52 × 0.55 mm 2 , respectively. The input and output pads were not electrostatic-discharge (ESD) protected. For the measurements, a unity-gain common-source amplifier with a 50 Ω output resistor was used as a buffer. The S- parameters, NFs, and linearity of the LNAs were measured using on-wafer RF probes. The power consumption of each LNA and the buffer were 1.0 mW and 1.8 mW at a supply voltage of 0.5 V, respectively. Figures 13 and 14 show the measured and simulated S 11 and S 21 of the LNAs, respectively. The proposed LNA obtained an S 11 of −14 dB and a maximum S 21 of 16.8 dB at 4.7 GHz. The magnetic coupling in the proposed LNA had a small impact on the S 11 performance, while the measured peak of S 21 was shifted to a lower frequency than the simulated one, due to the increased magnetic coupling of the fabricated transformer (k 0.2). This frequency shift can be reduced by using a smaller L I and L L (3.4 nH) .
The discrepancy between the measured and simulated S 21 is mainly attributed to insufficient accuracy in the simulation of the inductors used. The electromagnetic simulator has difficulty in simulating substrate losses in conductive silicon at high frequencies, and the simulated inductors include no metal fills in order to solve convergence problems. These factors led to the decrease in the quality factors of the inductors, resulting in a lower voltage gain. Figure 15 shows the measured and simulated S 12 of the LNAs with the buffers. The stand-alone buffer achieved an Figure 15 also shows that the inductor coupling deteriorates the reverse isolation by a factor of 12 dB at 5 GHz, compared to the conventional LNA. This deterioration is not problematic, because the proposed LNA still has good isolation, due to the folded-cascode topology. Measurements (not shown) also showed that both the LNAs achieved an S 22 of less than −10 dB around 5.0 GHz. Figure 16 shows the measured and simulated NFs of the LNAs. The proposed LNA obtained a minimum NF of 3.9 dB at 4.7 GHz, while the conventional LNA achieved a minimum NF of 4.1 dB at 4.7 GHz. The difference between the measured minimum NFs can be attributed to more inputreferred noise of the buffer in the conventional LNA than that in the proposed LNA. The LNAs had different values of S 21 at 4.7 GHz, which resulted in different input-referred noise of the buffer. Figure 17 shows the measured output power of the fundamental tone and third-order intermodulation (IM 3 ) products for two tones (4.999 GHz and 5.000 GHz). The measured IIP 3 of the proposed LNA with the buffer was −18.5 dBm, and that of the stand-alone buffer was −0.25 dBm. Following the de-embedding procedure shown in [13] , we can calculate the IIP 3 of the LNA without the buffer as −14.8 dBm. The IIP 3 of the conventional LNA was also −14.8 dBm. Table 1 shows a summary of the LNA performance and a comparison with previously reported low-voltage (approximately 0.6 V) CMOS LNAs for 5 GHz applications. The proposed LNA achieved performance comparable to the conventional folded-cascode LNA, while consuming three fourths of the chip area of the conventional LNA. The figure of merit (FoM) for the LNAs, included in Table 1 , is defined as [4] 
Among the reported low-voltage CMOS LNAs, the proposed LNA obtained the best FoM (4.8 mW −1 ) with the smallest chip area
Conclusion
We have demonstrated a transformer folded-cascode CMOS LNA, in which the internal and load inductors have been magnetically coupled to reduce the chip area. Circuit analysis showed that the magnetic coupling between these inductors decreases the resonance frequency of the input matching network, the peak frequency and magnitude of the gain, and the noise figure. The partially-coupled transformer reduced the chip area, while having a small impact on the LNA performance. The LNA, implemented with a 90 nm CMOS technology, occupied 0.21 mm 2 , and achieved an S 11 of −14 dB, NF of 3.9 dB, and voltage gain of 16.8 dB at 4.7 GHz with a power consumption of 1.0 mW from a 0. 
Appendix A: Frequency Responses of Y I and 1/Y I
The frequency response of Y I is shown in Fig. A· 1(a) . At low frequencies, Eq. (3) can be approximated as
which shows that Im[Y I ] becomes zero around w 0,Y I = 1 
where D is given by Eq. (16). Figure A· 1(b) shows the calculated frequency response of 1/Y I with k as a parameter. At low frequencies, 1/Y I is approximated as 
where k B is Boltzmann's constant, T the absolute temperature, and Δ f the noise bandwidth. The transfer function from i ns to the noise current at node I, i I,Rs , is given by 
( A · 12)
The common-gate stage converts i I,Rs to the output voltage:
where Z T is the transimpedance of the common-gate stage and is given by Eq. (15) .
The noise current of M 1 is also converted by the commongate stage. The noise contribution from M 1 can be expressed as
where i I,M 1 is the noise current at node I as shown in Fig. A· 2 .
The main noise sources in a MOSFET are the drain noise current i nd and induced-gate noise current i ng , which are expressed as
respectively. The induced-gate noise current correlates to the drain noise current, and the correlation coefficient is given by [11] 
Using this coefficient, we can express the induced-gate noise as
where i ngc and i ngu are the correlated and uncorrelated components, respectively. The noise current due to M 1 at node I is therefore expressed as
where i I,nd1 , i I,ngc1 , and i I,ngu1 are the noise currents originating from i nd1 , i ngc1 , and i ngu1 at node I, respectively. From Fig. A· 2 , the transfer function from i nd1 to i I,nd1 is approximated as
The transfer function from i ng1 to i I,ng1 is also approximated as
Using Eqs. (A· 15), (A· 16), (A· 20), and (A· 21), we have 
Substituting Eqs. (A· 22)-(A· 24) into Eq. (A· 19) gives the noise current of M 1 at node I:
where χ 1 is given by Eq. (23). Substituting Eqs. (A· 12) and (A· 25) into Eq. (A· 14) gives F M 1 (Eq. (22) ).
B.2 F M 2
In a common-gate topology, the gate-induced noise current of the MOSFET can be ignored against the drain noise current:
where v o,nd2 is the output voltage originating from the drain noise current of M 2 , i nd2 , and is derived from the noise equivalent circuit of the common-gate stage, shown in Fig. A· 3 : (Eq. (26) ), respectively.
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